

**BMR PUBLICATIONS COMPACTUS
(LENDING SECTION)**



**DEPARTMENT OF
~~NATIONAL RESOURCES~~
NATIONAL DEVELOPMENT**


**BUREAU OF MINERAL RESOURCES,
GEOLOGY AND GEOPHYSICS**

1979/66

065733⁺

DEPARTMENT OF NATIONAL DEVELOPMENT

Bureau of Mineral Resources
Geology and Geophysics



Development of 8-channel digital-to-analogue conversion card
for HP 2100 series computers

by

A.B. Devenish

The information contained in this report has been obtained by the Department of National Resources as part of the policy of the Australian Government to assist in the exploration and development of mineral resources. It may not be published in any form or used in a company prospectus or statement without the permission in writing of the Director, Bureau of Mineral Resources, Geology and Geophysics.

**BMR
Record
1979/66
c.3**

1979/66

DEPARTMENT OF NATIONAL DEVELOPMENT

Bureau of Mineral Resources

Geology and Geophysics

Development of 8-channel digital-to-analogue conversion card
for HP 2100 series computers

by

A.B. Devenish

Contents

1. Introduction
2. Functional Description
3. Circuit Description
4. Specifications
5. Testing
6. Usage
7. Schematics, Artwork and parts list
 - Sheet 1 Schematic
 - Sheet 1 (iv) Artwork
 - Sheet 1 (v) Photograph of card
 - Sheet 2 (X7) Hard wired diagram
 - Sheet 3 Block diagram
 - Sheet 4 (i) & 4 (ii) Parts List

Tables and Figures

<u>Figure</u>	<u>Title</u>	<u>Page</u>
Fig. 3.1	Block Diagram	2
Fig. 3.2	9301 Truth Table	3
Fig. 3.3	Latch Pulse and Data Pulse time relationship	4
Fig. 3.4	Device flag interrupt	5
Fig. 3.5	Time delay interrupt	5
Fig. 3.6	Normal interrupt	6
Fig. 3.7	DAC-04 Input/Output Table	7

1. Introduction

Hewlett Packard manufactures a two-channel digital-to-analogue conversion card for use in HP 2100 series computers. In BMR applications, however, the airborne system requires the monitoring of 7 quantities, the magnetotelluric system 5, and the marine system 4. For this reason, it was decided to develop an 8-channel digital-to-analogue (D/A) conversion card for use in HP 2100 computers.

An HP 12620A breadboard card was available for trying test circuits. First one channel was constructed and tested using CMOS logic; this logic type was found to be too slow to be used. Next a test circuit was constructed using TTL logic; this proved satisfactory. Low-power TTL was used in the production cards to reduce the amount of power used and heat produced. This was necessary since the final card contains 50 integrated circuits.

Three types of D/A chips made by Precision Monolithics Inc. were tested. They were the DAC 100, DAC 02, and DAC 04. The DAC 100 is a straight binary input, 0-10 volt output device. The DAC 02 is a sign magnitude input device with a -10 to +10 volt output. The DAC 04 is a 2's complement input device with a -5 to +5 volt output. One complete card was made using DAC 100 chips. This card worked correctly. However, BMR's marine group decided that they preferred a card using 2's complement D/A converters. Ten cards were made using 2's complement D/A converters.

2. Functional Description

The function of this card is to receive 13 data bits and 21 signal lines from the back plane of a HP 2100 computer. Three bits are used to determine which of the analogue outputs is selected. The other 10 bits contain the data to be converted to an analogue voltage. The data bits are in 2's complement form.

The flag, interrupt and control circuitry on the board is used for the control of interrupts. When the control flip-flop is set, the computer is ready to receive an interrupt and, when the flag flip-flop is set, an external device has requested an interrupt. This part of the circuitry was added to so it could function in three ways:

- (i) An external device can set the computer flag.
- (ii) The flag can be set at preset time after being cleared.
- (iii) Setting the flag causes the program to jump to the memory location equal to the select code of the card.

Choice of operating mode is determined by hand-wired links.

3. Circuit Description

Block Diagram




Fig. 3.1

The card receives 13 bits from the computer. Three of these are used to determine which of the eight D/A channels is to receive the ten data bits. This is achieved using a 1 of 10 decoder type 9301. The A, B and C inputs are used to determine which output line goes low and enables the data of a certain channel. The D latch input is used to disable the selection of one of the eight channels when it is not required. The truth table for the 9301 decoder is as follows:

<u>Inputs</u>				<u>Outputs</u>									
D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0
1	0	1	0	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

9301 Truth Table

Fig. 3.2

It can be seen from the truth table that when D is high none of the channels 0 to 7 can be low. Input D only goes low when the select code of the card is chosen and a OTA/B* instruction is given e.g. OTA 11 when the card is in slot 11. This enables the card to ignore all the data on the lines except when an OTA/B* instruction to the card's select code is executed.

When the data latch line is low, the output of the data latch follows the input. When it goes high, the output is latched. The data and latch pulse time relationship is represented in the following diagram.

Latch Pulse and Data Pulse time relationship





Fig. 3.3

* OTA/B - output the A or B register

The flag and interrupt circuitry is a copy of the standard Hewlett Packard flag and interrupt circuitry found on the Hewlett Packard breadboard card type 1260. A few extra components were added to enable the computer program to loop for an adjustable period. This was to allow time for pen movement if the card was used to drive a chart recorder. The magnetotelluric system required that the flag flip-flop could be set from an external device. Provision was made for this mode of operation.

A summary of the three ways the flag and interrupt circuitry can be used are as follows:

- (a) An external device can set the flag on the card.



Device flag interrupt

Fig. 3.4

An external device triggers mono 2 which toggles the flag flip-flop. When set goes high, it clears mono 2. To be operated this way, the output from mono 1 is disconnected from mono 2 and the input of mono 2 is connected to the device flag.

(Links d - f and a - c connected)

- (b) The flag is set at preset time after being cleared.

Time delay interrupt




Fig. 3.5

7

6.

The clear flag instruction (CLF) causes the set output of the flag flip-flop to go low. This triggers monostable 1 which causes Q1 to go high for a time adjustable by R1. When Q1 goes low again monostable 2 is triggered which causes Q2 to go high. This in turn toggles the flag flip-flop which causes the set side to go high again which clears monostable 2.

(Links e - f and c - a connected).

(c) If the user doesn't wish to use either of the first two options, he can disable both of them by disconnecting the monostable from the flag flip-flop.

(Link a - b connected)

Normal interrupt




Fig. 3.6

4. Specifications

1. Physical Dimensions 196.8 mm x 220.7 mm

(Designed to fit into a HP 2100 computer mainframe).

2. Word format

Bits 0-2 for channel selection

Bits 15-6 for data input

3. Logic format

The DAC chips used are 2's complement devices. The following table shows output for given inputs.

DAC 04 Input/Output Table

<u>Input</u>										<u>Output</u>
0	1	1	1	1	1	1	1	1	1	5.000volt
0	1	1	1	1	1	1	1	1	0	4.990 volt
0	0	0	0	0	0	0	0	0	1	0.010 volt
0	0	0	0	0	0	0	0	0	0	0.000 volt
1	1	1	1	1	1	1	1	1	1	-0.010 volt
1	0	0	0	0	0	0	0	0	1	-4.990 volt
1	0	0	0	0	0	0	0	0	0	-5.000 volt

4. Logic Type.

TTL and low power TTL

5. Interrupt, flag and control circuitry.

The board contains the logic circuitry of the HP 12620A breadboard card plus extra components to carry out the following functions:

- (i) Set the flag at preset time after being cleared.
- (ii) Set the flag from an external device.

5. Testing

Various programs have been written to test the cards. The simplest being to output data from the switch register to the card. The code for it is as follows:

```

START      LIA 1      Load the A register from the
                        switch register

            OTA SC     Output the A register to the card

            JMP        START    Jump back to start.

```

This program enables the checking of DC voltages out for various data inputs for each channel.

Another program which outputs DC ramps for each channel is as follows:

```

START      LDA X      } Increment the A register by 1008 to
            ADA X      } increment the analogue output.

            CCB        } Use the B register as channel
            INB        } select.

LOOP       CPB Y      Check for last channel

            JMP START  } If last channel increment A
                        } register by 1008.

            IOR 1      Form word with data and channel select
            OTA SC     Output word to card.

            AND MASK   remove the channel select from the card.

            JMP LOOP

```

9.

MASK 177700₈

Y 10₈

X 100₈

Part of the airborne software package includes a test of the 8 channel D/A card using a chart recorder.

Programs to test the three modes of operation of the flag and interrupt circuitry are as follows:

- (a) The flag is set a preset time after being cleared. (e - f and c - a connected).

START	CLF	SC	clear flag
	SFS	SC	} wait for flag to be set
	JMP	* - 1	
	INA		Increment A
	OTA 1		Output A to the switch register
	JMP	START	

Changing the monostable timing resistor changes times between counts as seen on the switch register.

- (b) The flag is set by an external device. (d - f and c - a connected).

START	CLF	SC	clear flag
	SFS	SC	} wait for flag to be set
	JMP	* - 1	
	INA		Increment A
	OTA	1	Output A to the switch register
	JMP	START	

Each time an external device flag is received, the A register and switch register increment.


(c) An internal interrupt causes the program to jump to the memory location of the cards select code. (a - b connected).

START	STF, 0	enable interrupt system
	STF SC	interrupt
SC	JMP	GO
GO	INA	Increment A
	OTA 1	Output A to the switch register
	JMP GO	

The program is started at START and jumps to GO which can be seen by the counting of the switch register.

6. Usage

The cards are used in computers in the airborne survey aircraft, magnetotelluric survey truck, marine data acquisition system and magnetogram digitiser. In the magnetotelluric system, it is used to monitor analogue outputs of the three magnetic channels and two electric channels recorded. In the airborne system, they produce analogue outputs of the four radiometric channels, altitude, magnetometer and Doppler navigation information.



COMMONWEALTH OF AUSTRALIA — COPYRIGHT ACT 1912-1950

This drawing is the property of the Commonwealth of Aust. (Dept. of Nat. Resources) The information contained herein is for official use only and must not be divulged to any unauthorised persons, nor shall it be retained, copied or used, in whole or in part, unless the written authority of the Dept. of Nat. Resources is first obtained.

**BUREAU OF MINERAL RESOURCES
GEOLOGY AND GEOPHYSICS
GEOPHYSICAL LABORATORIES**

P.O. BOX 378
CANBERRA CITY
A.C.T. 2601

INSTRUMENT

MODULE

8 CHANNEL D/A CONVERTER.

DRAWN

R. GAN

DATE

16-2-76.

DATE

24.8.76

AMENDMENTS

CARD REDUCED BY ~ 11%


ISSUE

1.

DRAWING No.

SHEET

1 (v). 13



COMMONWEALTH OF AUSTRALIA — COPYRIGHT ACT 1912-1950

This drawing is the property of the Commonwealth of Aust. (Dept. of Nat. Resources) The information contained herein is for official use only and must not be divulged to any unauthorised persons, nor shall it be retained, copied or used, in whole or in part, unless the written authority of the Dept. of Nat. Resources is first obtained.

**BUREAU OF MINERAL RESOURCES
GEOLOGY AND GEOPHYSICS
GEOPHYSICAL LABORATORIES**

P.O. BOX 378
CANBERRA CITY
A.C.T. 2601

INSTRUMENT

MODULE XIA-1
8CHANNEL DJA CONVERTER.

DRAWN

E. GAN

DATE

16.2.76

DATE AMENDMENTS ISSUE

13.18.79 PHOTO REDUCED 42% OF ORIG.

1

DRAWING No.

X7

SHEET

1 (iv) . 14

PARTS LIST

[illegible]

BUREAU OF MINERAL RESOURCES

GEOLOGY AND GEOPHYSICS

P.O. BOX 378, CANBERRA CITY, A.C.T. 2601

INSTRUMENT :

8 CHANNEL D/A CONVERTER.

COMPONENTS: 16 'r

SHEET NO: 40

ISSUE

MODULE:
X/A-1

DATE 21/8/79 15

PARTS LIST

[illegible]

BUREAU OF MINERAL RESOURCES
GEOLOGY AND GEOPHYSICS
P.O. BOX 378, CANBERRA CITY, A.C.T. 2601

INSTRUMENT :

8 CHANNEL DIA CONVERTER.

COMPONENTS: RES. & CAPS.


SHEET NO: 4(ii)

ISSUE
1.

MODULE:
XIA-1

DATE _____

DATE 21/8/79. 16



COMMONWEALTH OF AUSTRALIA — COPYRIGHT ACT 1912-1950

This drawing is the property of the Commonwealth of Aust. (Dept. of Nat. Resources) The information contained herein is for official use only and must not be divulged to any unauthorised persons, nor shall it be retained, copied or used, in whole or in part, unless the written authority of the Dept. of Nat. Resources is first obtained.

**BUREAU OF MINERAL RESOURCES
GEOLOGY AND GEOPHYSICS
GEOPHYSICAL LABORATORIES**

P.O. BOX 378
CANBERRA CITY
A.C.T. 2601

INSTRUMENT

**MODULE X1A-1.
8-CHANNEL D/A CONVERTER
(Hard-wired Diagram)**

DRAWN
k.a.mort

DATE
6/9/79

DATE	AMENDMENTS	ISSUE
6/9/79	PHOTO REDUCED 58% AREA (SECTIONALIZED CONSOLE)	1
DRAWING No.	SHEET	
X 7	2	17

DRAWN

DATE

C/K'D

AMENDMENTS

ISSUE

R. LAM

12/8/77

1

K.A. MOET

17/5/79

IC A3 DELETED. SOCKET NOW USED AS CIRCUIT LINK.


2

COMMONWEALTH OF AUSTRALIA


COPYRIGHT ACT 1912-1950

THIS DRAWING IS THE PROPERTY OF THE COMMONWEALTH OF AUSTRALIA (DEPARTMENT OF NATIONAL DEVELOPMENT).

THE INFORMATION CONTAINED HEREIN IS FOR OFFICIAL USE ONLY AND MUST NOT BE DIVULGED TO ANY UNAUTHORISED PERSONS, NOR SHALL IT BE RETAINED, COPIED OR USED, IN WHOLE OR IN PART, UNLESS THE WRITTEN AUTHORITY OF THE DEPARTMENT OF NATIONAL DEVELOPMENT IS FIRST OBTAINED.



NOTE:-
J2 REFERS TO THE SMALLER OF THE 2 EDGE CONNECTORS.



DATA BITS.													CHANNEL SELECT						
MSB.													BIT 2	BIT 1	BIT 0	ANALOGUE OUT V.	PIN OUT.	CHANNEL 0	
BIT 15																			
0	1	1	1	1	1	1	1	1	1	x	x	x	0	0	0	+5VOLTS.	V	CHANNEL 1	
1	0	0	0	0	0	0	0	0	0	x	x	x	0	0	0	-5VOLTS.	V		
0	1	1	1	1	1	1	1	1	1	x	x	x	0	0	1	+5VOLTS.	P		
1	0	0	0	0	0	0	0	0	0	x	x	x	0	0	1	-5VOLTS	P		

COMMONWEALTH OF AUSTRALIA

COPYRIGHT ACT 1912-1950

THIS DRAWING IS THE PROPERTY OF THE COMMONWEALTH OF AUSTRALIA
(DEPARTMENT OF NATIONAL DEVELOPMENT).

THE INFORMATION CONTAINED HEREIN IS FOR OFFICIAL USE ONLY AND MUST
NOT BE DIVULGED TO ANY UNAUTHORISED PERSONS, NOR SHALL IT BE RETAINED,
COPIED OR USED, IN WHOLE OR IN PART, UNLESS THE WRITTEN AUTHORITY OF THE
DEPARTMENT OF NATIONAL DEVELOPMENT IS FIRST OBTAINED.

20 SWG TUNED COPPER WIRE.

RESISTORS R53 - R62, VERTICALLY MOUNTED.

MULTI STRAND TEFLON COVERED WIRE.

POINTED CIRCUIT CONDUCTOR.

+5V TERMINAL ON P.E.S.

